

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

1 ABSTRACT OF THE DISCLOSURE

2 A method of fabricating integrated circuitry comprises forming a
3 conductive line having opposing sidewalls over a semiconductor substrate.
4 An insulating layer is then deposited. The insulating layer is etched
5 proximate the line along at least a portion of at least one sidewall of
6 the line. An insulating spacer forming layer is then deposited over the
7 substrate and the line. It is anisotropically etched to form an insulating
8 sidewall spacer. A method of forming a local interconnect comprises
9 forming at least two transistor gates over a semiconductor substrate.
10 A local interconnect layer is deposited to overlie at least one of the
11 transistor gates and interconnect at least one source/drain region of one
12 of the gates with semiconductor substrate material proximate another of
13 the transistor gates. In one aspect, a conductivity enhancing impurity
14 is implanted into the local interconnect layer in at least two implanting
15 steps, with one of the implantings providing a peak implant location
16 which is deeper into the layer than the other. Conductivity enhancing
17 impurity is diffused from the local interconnect layer into semiconductor
18 substrate material therebeneath. In one aspect, conductivity enhancing
19 impurity is implanted through the local interconnect layer into
20 semiconductor substrate material therebeneath. Field isolation material
21 regions and active area regions are formed on a semiconductor
22 substrate. A trench is etched into the field isolation material into a
23 desired line configuration. A conductive material is deposited to at
24 least partially fill the trench and form a conductive line therein.

1 Integrated circuitry is disclosed and claimed.
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24